TSMC says its two-nanometer tech will probably be according to "nanosheet transistor architecture" and supply sizeable improvements in chip performance and ability performance. (Image by Shinya Sawai) For me it looks like they didn't wish to Perform capture up and just focused on 3nm GAA and fewer on 5nmLPE which is a lot more of the 7nmLPU+. Ha